Correlation between the electrical properties of p-Si/n-4H-SiC junctions and concentrations of acceptors in Si

This content has been downloaded from IOPscience. Please scroll down to see the full text.
2015 Jpn. J. Appl. Phys. 54 030210
(http://iopscience.iop.org/1347-4065/54/3/030210)

View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 122.102.204.65
This content was downloaded on 26/01/2015 at 11:51

Please note that terms and conditions apply.
Correlation between the electrical properties of p-Si/n-4H-SiC junctions and concentrations of acceptors in Si

Shota Nishida1, Jianbo Liang3, Tomohiro Hayashi1, Manabu Arai2, and Naoteru Shigekawa4*
1Graduate School of Engineering, Osaka City University, Osaka 558-8585, Japan
2New Japan Radio Co., Ltd., Chuo, Tokyo 103-8456, Japan
E-mail: shigekawa@elec.eng.osaka-cu.ac.jp

Received August 1, 2014; revised September 16, 2014; accepted September 29, 2014; published online January 16, 2015

We fabricated p+, p−, and p−Si/n-4H-SiC junctions by surface activated bonding (SAB). We investigated their electrical properties by measuring their current–voltage (I–V) characteristics at raised ambient temperatures, capacitance–voltage (C–V) characteristics at various frequencies, and capacitance–frequency (C–f) characteristics at room temperature. The activation energy of their reverse-bias current and the flat-band voltage in their C–V characteristics, which were estimated to be 0.97–1.01 eV and 0.83–0.84 V, respectively, were insensitive to the concentrations of acceptors in Si substrates. The relaxation times estimated from the C–f characteristics were 0.8 and 1.5 µs for the p-Si/n-4H-SiC and p−Si/n-4H-SiC junctions, respectively. The results are explained by a scheme wherein Fermi level pinning occurs at the Si/4H-SiC interfaces fabricated by SAB. © 2015 The Japan Society of Applied Physics

1. Introduction

Recently, owing to its large bandgap and high thermal conductivity, silicon carbide (SiC) has been extensively studied as a promising material for high-power and high-efficiency applications.1) SiC-based electron devices such as Schottky barrier diodes and MOSFETs have been intensively investigated, and SiC-based power modules have recently been commercialized.2,3) The combination of SiC with Si technologies holds promise for high-frequency, high-power, and high-temperature operating devices, modules, and integrated circuits.4,5) Si/SiC junctions are of great potential as constituents of bipolar transistors with large current gains, diodes with high breakdown voltages, and Si/SiC monolithically integrated circuits.6–8) The possibility of applying Si/SiC junctions as an intermediate structure for fabricating high-quality SiC MOS devices has been explored.9,10) However, the difficulty in fabricating Si/SiC junctions because of the different crystal structures and lattice constants between the two materials has limited the performance of the junctions.11)

As an alternative approach to overcoming these difficulties and realizing a variety of heterogeneous structures with high mechanical strength, the direct wafer bonding method has been investigated in recent years.12,13) This method has been employed for fabricating various junctions made of semiconductor materials with different crystal structures or lattice constants, such as Si/GaAs,14) Si/InGaP,15) Si/InP,16) Si/GaN,17) and Si/SiC.18)

Among the various direct bonding methods, we focus on surface activated bonding (SAB), in which samples are bonded to each other after their surfaces are activated by Ar plasma irradiation.19–21) We previously fabricated Si/SiC junctions and investigated their physical and electrical properties and the effects of thermal annealing.22,23)

In this work, we fabricated p+, p−, and p−Si/n-4H-SiC junctions by SAB and examined the correlation between their electrical properties and the concentration of acceptors in Si. The electrical properties of the respective junctions were investigated by measuring their current–voltage (I–V) characteristics at raised ambient temperatures, and their capacitance–voltage (C–V) and capacitance–frequency (C–f) characteristics at room temperature. We estimated the activation energy of reverse-bias current, the flat-band voltage, and the relaxation time in these junctions.

2. Experimental procedure and results

2.1 Sample preparation

We employed B-doped (100) p+, p−, and p−Si substrates and an n-4H-SiC layer epitaxially grown on n+–4H-SiC substrates. The Hall measurements at room temperature revealed that the carrier concentrations of Si substrates were 2.6 × 1019 (p+–Si), 2.4 × 1017 (p–Si), and 1.4 × 1015 cm−3 (p−Si), respectively. These values are shown in Table I. The C–V measurement of n-4H-SiC Schottky diodes at room temperature and a frequency of 100 kHz revealed that the carrier concentration in n-4H-SiC epitaxial layers (6 µm) was 5.5 × 1015 cm−3. The nominal carrier concentrations in buffer layers (0.5 µm) and n+–4H-SiC substrates (360 µm) were >1 × 1018 (buffer layers) and ~3 × 1018 cm−3 (substrates).

Before junctions were fabricated, we formed Al/Ni/Au multilayer metal contacts on n+–4H-SiC substrates by vacuum evaporation followed by annealing at 1000°C for 60 s in N2 gas ambient to obtain good ohmic contacts for n-4H-SiC. The 4H-SiC epitaxial substrates and three types of Si substrates (p+, p−, and p−Si substrates) were bonded to each other. The bonded samples were annealed at 700°C for 60 s to improve the mechanical strength and electrical properties.23) Then, Al contacts were evaporated to p–Si substrates, by annealing at 400°C for 60 s, ohmic contacts were achieved. We diced the respective junctions into 1.7 × 1.7 mm2 chips with metalization of their tops and bottoms. We measured the I–V characteristics at raised ambient temperature using an Agilent B2902A and the C–V and C–f characteristics at room temperature using an Agilent E4980A.

Table I. Carrier concentrations of bonded p-Si substrates and estimated activation energies, flat-band voltages, and relaxation times of the junctions.

<table>
<thead>
<tr>
<th></th>
<th>p+–Si/n-4H-SiC</th>
<th>p−Si/n-4H-SiC</th>
<th>p−Si/n-4H-SiC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nc (cm−3)</td>
<td>2.6 × 1019</td>
<td>2.4 × 1017</td>
<td>1.4 × 1015</td>
</tr>
<tr>
<td>Ea (eV)</td>
<td>1.01</td>
<td>0.97</td>
<td>0.98</td>
</tr>
<tr>
<td>Vfb (V)</td>
<td>0.84</td>
<td>0.83</td>
<td>0.84</td>
</tr>
<tr>
<td>τ (µs)</td>
<td>—</td>
<td>0.8</td>
<td>1.5</td>
</tr>
</tbody>
</table>
The characteristics of p-Si and n-4H-SiC junctions measured at various temperatures are shown in Figs. 1(a) and 1(c), respectively. As is shown in Fig. 1(a), 1/C² is insensitive to frequency and almost linearly depends on bias voltage. In contrast, as is seen from Figs. 3(b) and 3(c), marked warps and frequency dispersion are observed at frequencies higher than 50 kHz in the p-Si/n-4H-SiC and p-n-4H-SiC junctions. Their 1/C² characteristics measured at frequencies between 1 and 10 kHz are linear and in agreement with each other. By linearly extrapolating 1/C² of the respective junctions at 10 kHz to zero, we extracted the flat-band voltages \( V_b \) of 0.83, 0.84, and 0.83 V for p-Si/n-4H-SiC, p-Si/n-4H-SiC, and p-n-4H-SiC junctions, respectively. These \( V_b \) values are shown in Table 1. It is notable that these values are larger than \( E_a \) of the p-Si/n-4H-SiC junctions without annealing (0.33 eV).

2.3 Capacitance–voltage characteristics

C–f measurements were performed at frequencies ranging from 1 kHz to 1 MHz at room temperature. The \( 1/C^2–f \) characteristics of p-Si, p-Si/n-4H-SiC, and p-n-4H-SiC junctions shown in Figs. 3(a)–3(c), respectively. As is shown in Fig. 3(a), \( 1/C^2 \) is insensitive to frequency and almost linearly depends on bias voltage. In contrast, as is seen from Figs. 3(b) and 3(c), marked warps and frequency dispersion are observed at frequencies higher than 50 kHz in the p-Si/n-4H-SiC and p-n-4H-SiC junctions. Their \( 1/C^2–f \) characteristics measured at frequencies between 1 and 10 kHz are linear and in agreement with each other. By linearly extrapolating \( 1/C^2 \) of the respective junctions at 10 kHz to zero, we extracted the flat-band voltages \( V_b \) of 0.83, 0.84, and 0.83 V for p-Si/n-4H-SiC, p-Si/n-4H-SiC, and p-n-4H-SiC junctions, respectively. These \( V_b \) values are shown in Table 1. It is notable that these values are in agreement with each other.

The C–f characteristics of p- and p-n-4H-SiC junctions, whose \( 1/C^2–f \) characteristics revealed a marked frequency dispersion, were measured at 0 V and room temperature. The frequencies of measurements ranged from 1 kHz to 2 MHz. The results are shown in Fig. 4. In each junction, the capacitance remains almost constant for frequencies lower than 10 kHz and higher than 1 MHz, whereas it drastically decreases as the frequency increases from 10 kHz to 1 MHz.
The corner frequencies, or the frequencies that give a capacitance corresponding to the average of its low- and high-frequency limits, \((C_L + C_H)/2\), which likely characterize the variation in capacitance in this frequency range,\(^{26}\) are 195 and 105 kHz in the p-Si/n-4H-SiC and p^-Si/n-4H-SiC junctions, respectively. The relaxation times defined as \(1/(2\pi \times \text{corner frequency})\)\(^{26}\) are 0.8 and 1.5 \(\mu\)s for the p-Si/n-4H-SiC and p^-Si/n-4H-SiC junctions, respectively. The relaxation times of the two junctions are given in Table I.

3. Discussion

The result that the \(C-V\) characteristics measured for frequencies lower than 10 kHz and the flat band voltages of p^-Si/n-4H-SiC, p-Si/n-4H-SiC, and p^-Si/n-4H-SiC junctions are similar to each other suggests that the depletion layer formed in the SiC substrate only contributes to the capacitance, i.e., the junctions behave as one-sided junctions, in this frequency region. We extracted the concentration of dopants from the \(1/C^2-V\) characteristics at 10 kHz in this framework. It is notable that the obtained concentrations, \((3.1-4.7) \times 10^{19} \text{cm}^{-3}\) in the three junctions, are close to the nominal concentration of donors in the SiC bonding layer.

It is assumed that for lower frequencies the interface states of Si/SiC junctions are charged and/or discharged in response to the bias voltage change so that the electrical charges at the interface, or the carriers trapped at the interface states, are in equilibrium with those in the Si layers. Given that the response of the charges at the interface depends on the tunneling of electrons between the valence band of Si substrates and the interface states across the depletion layer of Si, a delay should occur so that the depletion layer thickness in the Si substrates should be modulated in the case of measurements at high frequencies. The delay in the response is likely more marked in junctions with Si substrates with lower doping concentrations. The observed frequency dispersion in the capacitances of p-Si/n-4H-SiC and p^-Si/n-4H-SiC junctions [Figs. 3(b) and 3(c)] and the longer relaxation time deduced from the \(C-f\) characteristics of the p^-Si/n-4H-SiC junction (Fig. 4) can be explained in this scheme. The result that \(V_b \approx 0.83-0.84 \text{V} \) suggests that in the low-frequency (\(\leq 10 \text{kHz}\)) measurements, the Fermi level seems to be pinned at an energy \(q\delta_{\text{F}} \approx 1.05 \text{eV} \) below the conduction band edge of the SiC layer at the interface. The band diagram of Si/SiC junctions based on this scheme is schematically shown in Fig. 5.

The observed similarity in the \(I-V\) characteristics and \(E_a\) among the p^-Si/n-4H-SiC, p-Si/n-4H-SiC, and p^-Si/n-4H-SiC junctions is consistent with aforementioned scheme that the electrical characteristics of these junctions are dominated by the SiC layers in low-frequency measurements. The result that \(E_a\) of 0.97–1.01 eV was obtained suggests that the current for the reverse bias voltages is dominated by (i) the thermal excitation of electrons in the valence band in Si layers to their conduction band and (ii) their subsequent tunneling across the depletion layer in the SiC substrate. The first process in the above scheme might be the excitation of electrons trapped in the interface to states with a high energy.
of approximately 1 eV. The hypothetical process of electron transport across the interface is also shown in Fig. 5. Given that the details of the mechanism of electrical conduction across the Si/SiC interfaces are not yet completely understood, the fundamental properties of the Si/SiC interfaces must be investigated in greater depth in order to explore the possibilities of devices made of SAB-based Si/SiC junctions.

4. Conclusions

We fabricated p⁺-, n-, and p⁻-Si/n-4H-SiC junctions by surface activated bonding (SAB) and investigated their electrical properties by measuring current–voltage and capacitance–voltage characteristics. The current–voltage characteristics of the three junctions for reverse-bias voltages at a raised ambient temperature were similar to each other. The activation energies of the reverse-bias current were 0.97–1.01 eV. The flat band voltages of respective junctions deduced from the capacitance–voltage characteristics at 10 kHz were similar to each other (0.83 V: p⁺-Si/n-4H-SiC; 0.84 V: p⁺-Si/n-4H-SiC; 0.83 V: p⁻-Si/n-4H-SiC). The capacitance–frequency characteristics of the p⁺-Si/n-4H-SiC and p⁻-Si/n-4H-SiC junctions were measured at an applied voltage of 0 V and frequencies ranging from 1 kHz to 2 MHz. The relaxation time extracted from the characteristics is longer in the junctions made of Si substrates with lower concentrations of acceptors (0.8 µs: p⁺-Si/n-4H-SiC and 1.5 µs: p⁻-Si/n-4H-SiC). These results are explained by a scheme wherein the Fermi level is pinned at the Si/4H-SiC interfaces in low-frequency (typically ≤10 kHz) measurements.

Acknowledgments

Part of this work was supported by the “Creative research for clean energy generation using solar energy” project in Core Research for Evolutional Science and Technology (CREST) programs of the Japan Science and Technology Agency (JST).

References